首页> 外文会议>Great lakes symposium on VLSI >Clock Skew Reduction by Self-Compensating Manufacturing Variability with On-chip Sensors
【24h】

Clock Skew Reduction by Self-Compensating Manufacturing Variability with On-chip Sensors

机译:通过用片上传感器自补偿制造变异性时钟倾斜减少

获取原文

摘要

This paper presents a self-compensation scheme of manufacturing variability for clock skew reduction. In the proposed scheme, a CDN with embedded variability sensors tunes variable clock drivers for canceling the clock skew induced by manufacturing variability. We apply the proposed scheme for a mesh-style CDN in a 65nm technology and evaluate the deskewing effect as a function of the sensor performance. Experimental results show that the skew can be reduced by over 70% and the correlation coefficient between estimated and actual variabilities, which represents the sensor performance, should be more than 0.3 for skew reduction.
机译:本文介绍了时钟偏斜减少的制造变异性的自我补偿方案。在所提出的方案中,具有嵌入式变性传感器的CDN调谐可变时钟驱动器,用于取消通过制造变异性引起的时钟偏斜。我们在65NM技术中应用了用于网格式CDN的提出方案,并根据传感器性能评估脱光效果。实验结果表明,偏斜可以减少70%以上,估计和实际变量之间的相关系数,表示传感器性能,应超过0.3,用于减少0.3。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号