首页> 外文会议>Great lakes symposium on VLSI >Deterministic Broadside Test Generation for Transition Path Delay Faults
【24h】

Deterministic Broadside Test Generation for Transition Path Delay Faults

机译:过渡路径延迟故障的确定性广域试验

获取原文

摘要

A deterministic broadside test generation procedure is proposed for transition path delay faults. Under this fault model, a path delay fault is detected if and only if all the individual transition faults along the path are detected by the same test. This is important for detecting both small and large delay defects. To handle the complexity of test generation, the procedure consists of five sub-procedures: a test generation procedure for transition faults, a preprocessing procedure that identifies undetectable transition path delay faults without performing test generation, a fault simulation procedure that identifies transition path delay faults that are detected by the tests for transition faults, a heuristic procedure similar to dynamic test compaction for transition faults that generates tests without backtracking on decisions made for previously detected faults, and a complete branch-and-bound procedure. Experimental results show that for most of the transition path delay faults in benchmark circuits either a test is found or the fault is identified as undetectable.
机译:提出了一种用于转换路径延迟故障的确定性广播测试生成程序。在此故障模型下,如果沿着相同的测试检测到所有单独的转换故障,则检测路径延迟故障。这对于检测小延迟缺陷非常重要。为了处理测试生成的复杂性,该过程由五个子过程组成:过渡故障的测试生成过程,一个预处理过程,用于识别未检索的转换路径延迟故障而不执行测试生成,这是一个故障模拟过程,该过程识别过渡路径延迟故障的故障仿真过程由转换故障的测试检测到的启发式程序,类似于用于转换故障的动态测试压缩,在没有回溯到先前检测到的故障的决策上生成测试,以及完整的分支和绑定过程。实验结果表明,对于大多数转换路径延迟故障,找到测试或故障被识别为未检测到的故障。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号