首页> 外文会议>Great Lakes symposium on VLSI >Design of a 54-bit adder using a modified Manchester carry chain
【24h】

Design of a 54-bit adder using a modified Manchester carry chain

机译:使用改进的曼彻斯特链轮设计54位加法器

获取原文
获取外文期刊封面目录资料

摘要

A new design based on a modified Manchester carry adder is presented. The modification provides bypass routes for the carry to propagate when the carry path through the chain is long. The computational speed received is quite high for high density codes. Much similar to carry look-ahead adders the bypass routes are activated through a series of group carries, in different levels, generated by a NAND/NOR tree network. It is shown that for a 54-bit adder the longest delay through the carry chain is equivalent to the delay through only 11 pass transistors. The algorithm is implemented for the design of a 54-bit adder using CMOS technology.
机译:提出了一种基于改进的曼彻斯特携带加法器的新设计。该修改为当通过链路的携带路径很长时间,为携带传播提供旁路路线。接收的计算速度对于高密度代码非常高。与携带的携带远程加入者相似,旁路路由通过一系列组进行激活,其中由NAND / NOR树网络生成的不同级别。结果表明,对于54位加法器,通过携带链的最长延迟相当于仅通过11个通晶体管的延迟。该算法用于使用CMOS技术设计54位加法器。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号