首页> 外文会议>Asian Test Symposium >Achieving minimal hardware multiple signature analysis for BIST
【24h】

Achieving minimal hardware multiple signature analysis for BIST

机译:实现BIST的最小硬件多重签名分析

获取原文

摘要

This paper proposes a new method for achieving minimal hardware multiple intermediate signature analysis whereby n signatures are checked against a single reference. With a single reference, checking multiple signatures requires the same amount of hardware as for checking only one. However, checking multiple signatures has many advantages. In comparison to the method described by Y. Wie and A Ivahou (1993) in [13], the proposed method is faster by a factor of 2/sup k/, where k is the signature size. E.g., to check two 16-bit signatures against a single reference, the total CPU time cost (Sun Sparcstation 2) is less than 4 sec. for a test length of up to 2/sup 20/, independently of the size of the circuit under test (CUT).
机译:本文提出了一种实现最小硬件多个中间签名分析的新方法,从而针对单个参考检查N签名。通过单一参考,检查多个签名需要相同数量的硬件,只需检查一个。但是,检查多个签名具有许多优点。与Y. WIE和IVAHOU(1993)中描述的方法相比,所提出的方法速度快2 / sup k /,其中k是签名尺寸。例如,要对单个参考检查两个16位签名,总CPU时间成本(Sun Sparcstation 2)小于4秒。对于高达2 / SUP 20 /,独立于被测电路的大小(切割)的测试长度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号