首页> 外文会议>IEEE Asia-Pacific Conference on Circuits and Systems >High Efficiency Early-Complete Brute Force Elimination Method for Security Analysis of Camouflage IC
【24h】

High Efficiency Early-Complete Brute Force Elimination Method for Security Analysis of Camouflage IC

机译:迷彩IC安全分析的高效早期完整蛮力消除方法

获取原文

摘要

We propose a high efficiency Early-Complete Brute Force Elimination method that speeds up the analysis flow of the Camouflage Integrated Circuit (IC). The proposed method is targeted for security qualification of the Camouflaged IC netlists in Intellectual Property (IP) protection. There are two main features in the proposed method. First, the proposed method features immediate elimination of the incorrect Camouflage gates combination for the rest of computation, concentrating the resources into other potential correct Camouflage gates combination. Second, the proposed method features early complete, i.e. revealing the correct Camouflage gates once all incorrect gates combination are eliminated, increasing the computation speed for the overall security analysis. Based on the Python programming platform, we implement the algorithm of the proposed method and test it for three circuits including ISCAS’89 benchmarks. From the simulation results, our proposed method, on average, features 71% lesser number of trials and 79% shorter run time as compared to the conventional method in revealing the correct Camouflage gates from the Camouflaged IC netlist.
机译:我们提出了一种高效的早期完整的蛮力消除方法,速度加快了伪装集成电路(IC)的分析流程。该拟议的方法是针对知识产权(IP)保护的伪装IC网博士的安全资格。提出的方法中有两个主要特征。首先,所提出的方法特征在于,在其余的计算中立即消除不正确的伪装栅极组合,将资源集中成其他潜在的正确伪装栅极组合。其次,所提出的方法特征早期完整,即揭示正确的伪装门一旦消除了所有不正确的门组合,增加了整体安全分析的计算速度。基于Python编程平台,我们实现了所提出的方法的算法,并测试包括ISCAS'89基准的三个电路。从仿真结果,与透露伪装的IC网手册的正确伪装门相比,我们提出的方法平均特征了71%的试验数量和79%的运行时间较短。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号