首页> 外文会议>Euro ASIC '92, Proceedings. >Design and implementation of the data-path of a 32-bit RISCmicroprocessor:HRISCII
【24h】

Design and implementation of the data-path of a 32-bit RISCmicroprocessor:HRISCII

机译:32位RISC数据路径的设计和实现微处理器:HRISCII

获取原文

摘要

Describes the design and the implementation of the data-path of a32-bit RISC microprocessor called HRISCII. This unit was designed tooperate with a 20 MHz clock rate, has been implemented in a 2 micron,two layers metal, one polysilicon CMOS process. It contains about 16 000transistors and occupies an area of 20 mm2
机译:描述了数据路径的设计和实现 32位RISC微处理器称为HRISCII。本单元旨在 以20 MHz的时钟速率运行,已经实现了2微米的分辨率, 两层金属,一层多晶硅CMOS工艺。它包含约16000 晶体管,占地20 mm 2

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号