首页> 外文会议>International Conference on VLSI Design;International Conference on Embedded Systems >Accelerating Hash Computations Through Efficient Instruction-Set Customisation
【24h】

Accelerating Hash Computations Through Efficient Instruction-Set Customisation

机译:通过高效的指令集定制加速哈希计算

获取原文

摘要

Security has become a part of our everyday life due to the breakthrough technologies of wireless communication, e-commerce and digital content delivery. For ensuring authenticity of the transactions, cryptographic hash algorithms, such as SHA-1/2/3 are standardised in different protocols. In this paper, we undertake a detailed instruction-set customization study for accelerating SHA algorithms on a commercially available customisable processor, Tensilica Xtensa core. We have explored the bottlenecks of implementations on Tensilica Xtensa and designed efficient custom instructions, resulting in 30% improvement in performance compared to implementations using generic instructions. Furthermore, we highlight the usage of SHA-256 as a widely used cryptographic hash function for blockchain and cryptocurrency mining.
机译:由于无线通信,电子商务和数字内容交付的突破性技术,安全已成为我们日常生活的一部分。为了确保交易的真实性,在不同协议中对诸如SHA-1 / 2/3之类的加密哈希算法进行了标准化。在本文中,我们进行了详细的指令集定制研究,以在商用可定制处理器Tensilica Xtensa内核上加速SHA算法。我们已经探究了Tensilica Xtensa上实现的瓶颈,并设计了有效的自定义指令,与使用通用指令的实现相比,其性能提高了30%。此外,我们重点介绍了SHA-256作为区块链和加密货币挖掘中广泛使用的加密哈希函数的用法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号