DAC linearity improvement with layout technique using magic and latin squares

摘要

This paper proposes using magic and Latin square layout techniques to improve the linearity of a segmented DAC and then cancel systematic mismatch effects among unit current (or capacitor) cells. Proposed layout algorithms, their simulation results and discussions are shown for comparison among magic square, Latin square, random walk and regular layout techniques.