首页> 外文会议>IEEE Aerospace Conference >LEON4 Based Radiation-Hardened SpaceVPX System Controller
【24h】

LEON4 Based Radiation-Hardened SpaceVPX System Controller

机译:基于LEON4的防辐射SpaceVPX系统控制器

获取原文

摘要

The Advanced Processing and Communications team at Los Alamos National Laboratory has designed and manufactured a new system controller that complies with the 6U SpaceVPX (ANSI/VITA 78) specification and can function as a command- and data-handling single-board computer. The design meets the radiation hardness requirements for application in geosynchronous (GEO) and medium earth orbit (MEO), employs QMLV and Class-S components, has a conduction cooling frame, and is mechanically hardened against typical shock and vibration profiles encountered during launch. The system controller is based on the space grade GR740 quadcore LEON4 processor ASIC with a MicroChip RTG4 field programmable gate array (FPGA) to support hardware coprocessing and supply the gigabit /s serializer-deserializers (SerDes) needed for the VPX control and data planes. This module was designed to allow interoperability between OpenVPX (ANSI/VITA 65) and SpaceVPX so that lower cost hardware from the commercial world can be used during the prototyping process instead of more expensive flight like hardware. This design has 1 GByte of SDRAM with an additional ½ GByte of error detection and correction memory (EDAC). Since SDRAM is susceptible to single event functional interrupts (SEFIs), the design team used byte-wide aspect ratio memories with individual power control for recovery. This paper will discuss the performance, power consumption, and status of this design.
机译:洛斯阿拉莫斯国家实验室的高级处理和通信团队设计和制造了一种新的系统控制器,该控制器符合6U SpaceVPX(ANSI / VITA 78)规范,并且可以用作命令和数据处理单板计算机。该设计满足在地球同步(GEO)和中地球轨道(MEO)中应用的辐射硬度要求,采用QMLV和Class-S组件,具有传导冷却框架,并经过机械硬化处理,以抵抗发射期间遇到的典型冲击和振动情况。该系统控制器基于具有MicroChip RTG4现场可编程门阵列(FPGA)的空间级GR740四核LEON4处理器ASIC,以支持硬件协处理并提供VPX控制和数据平面所需的千兆位/ s串行器/解串器(SerDes)。此模块旨在允许OpenVPX(ANSI / VITA 65)与SpaceVPX之间实现互操作性,以便在原型制作过程中可以使用商业界中成本更低的硬件,而不必像硬件那样花费更昂贵的费用。该设计具有1 GB的SDRAM,另外还有½GB的检错和校正存储器(EDAC)。由于SDRAM容易受到单事件功能中断(SEFI)的影响,因此设计团队使用具有单独电源控制的字节宽长宽比存储器进行恢复。本文将讨论该设计的性能,功耗和状态。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号