首页> 外文会议>International Symposium on VLSI Design, Automation and Test >An Efficient Multi-Phase Test Technique to Perfectly Prevent Over-Detection of Acceptable Faults for Optimal Yield Improvement via Error-Tolerance
【24h】

An Efficient Multi-Phase Test Technique to Perfectly Prevent Over-Detection of Acceptable Faults for Optimal Yield Improvement via Error-Tolerance

机译:一种有效的多相测试技术,可以通过耐堵塞完全防止可接受故障过度检测可接受的故障

获取原文

摘要

In many multimedia applications, some faults induce errors that are user-imperceptible and thus are acceptable. By not testing for these faults, the effective yield can be significantly increased based on the principle of error-tolerance. However, studies have shown that test patterns generated by a conventional ATPG procedure targeting only unacceptable faults also detect many acceptable faults, resulting in a significant degradation in achievable yield improvement. In this paper we present a multi-phase test technique that can perfectly prevent this over-detection problem. Solid theoretical derivations are provided to validate the effectiveness of this technique. Compared with previous work, only a much smaller number of test patterns are required and thus the required test cost can be much lower. Experimental results on benchmark circuits illustrate the high efficiency of this novel technique.
机译:在许多多媒体应用中,一些故障诱导用户察觉的错误,因此是可接受的。通过测试这些故障,基于误差原理,可以显着提高有效产量。然而,研究表明,常规ATPG过程产生的测试模式仅靶向不可接受的故障,也检测到许多可接受的故障,导致可实现的产量改善的显着降解。在本文中,我们提出了一种多相测试技术,可以完全防止这种过度检测问题。提供了稳定的理论衍生,以验证该技术的有效性。与以前的工作相比,只需要更少数量的测试模式,因此所需的测试成本可能会低得多。基准电路上的实验结果说明了这种新技术的高效率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号