首页> 外文会议>International Symposium on VLSI Design, Automation and Test >MiniDeviation: An Efficient Multi-Stage Bus-Aware Global Router
【24h】

MiniDeviation: An Efficient Multi-Stage Bus-Aware Global Router

机译:MiniDeviation:高效的多阶段总线感知全局路由器

获取原文

摘要

As the number of signal nets increases significantly, global routing of buses becomes an increasingly important and difficult problem. In this paper, to match the timing of buses, we propose an efficient multi-stage bus-aware global routing algorithm called MiniDeviation that is based on several techniques: 1) a deviation-driven segment shifting, 2) a multi-stage double maze routing strategy, and 3) a post-routing scheme. Compared with the existing algorithms, the experimental results show that the proposed global router achieves the best results for both total wirelength deviation and total overflow.
机译:随着信号网的数量显着增加,总线的全局路由已成为越来越重要和困难的问题。在本文中,为了匹配总线的时序,我们提出了一种有效的多级总线感知全局路由算法,称为MiniDeviation,该算法基于以下几种技术:1)偏差驱动的分段移位; 2)多级双迷宫路由策略,以及3)后路由方案。与现有算法相比,实验结果表明,所提出的全局路由器在总线长偏差和总溢出方面均达到最佳效果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号