首页> 外文会议>IEEE International Conference on Consumer Electronics >An Integrated PPG and ECG Signal Processing Hardware Architecture Design of EEMD Processor
【24h】

An Integrated PPG and ECG Signal Processing Hardware Architecture Design of EEMD Processor

机译:EEMD处理器的集成PPG和ECG信号处理硬件架构设计

获取原文

摘要

This study proposed an integrated Photoplethysmogram (PPG) and Electrocardiography (ECG) signal processing hardware architecture design based on Ensemble Empirical Mode Decomposition (EEMD) The proposed integrated dual signals EEMD processor is implemented in an on-board FPGA for on-line signal processing of the non-linear and non-stationary signal. The EEMD method is appropriate to analyze the non-linear PPG and ECG signals with assisting white noise and decompose the signal into 8 sets of Intrinsic Mode Functions (IMFs). The experimental results show that the hardware architecture proposed in this study can be applied to PPG and ECG signals, and can clearly analyze and separate high-frequency and low-frequency noise, and keep clear signals without any noise.
机译:本研究提出了基于集成经验模态分解(EEMD)的集成光电容积脉搏波(PPG)和心电图(ECG)信号处理硬件体系结构设计。该集成的双信号EEMD处理器是在板载FPGA中实现的,用于对信号进行在线信号处理。非线性和非平稳信号。 EEMD方法适用于在辅助白噪声的情况下分析非线性PPG和ECG信号,并将信号分解为8组本征模式函数(IMF)。实验结果表明,本研究提出的硬件架构可以应用于PPG和ECG信号,可以清晰地分析和分离高频和低频噪声,并保持清晰的信号而没有任何噪声。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号