首页> 外文会议>International Conference on Electrical, Electronics, Communication, Computer, and Optimization Techniques >Design of High Speed, Reconfigurable Multiple ICs Tester using FPGA Platform
【24h】

Design of High Speed, Reconfigurable Multiple ICs Tester using FPGA Platform

机译:使用FPGA平台设计高速可重构多IC测试仪

获取原文

摘要

As the technology shrinks complexity and density are increasing. It is required to maintain the quality and reliability of the IC designed. High testing cost of these ATE machines, leads to the validation of VLSI circuits more complicated. The testers used in small scale industries and academics test single IC at a time. In this paper the authors have proposed FPGA based IC tester which is indigenous, high speed, reconfigurable easy to use. The designed IC tester has multiple IC testing capability. This FPGA based tester supports different packages like DIP and SOIC. This design suits for small scale and medium scale industries and also for academics. For determining the DUT whether it is functionally working or not, proposed IC tester sends a series of inputs to DUT, receives actual outputs from DUT and compares them with expected outputs. The proposed IC tester have advantage of testing multiple ICs at the same time with high speed of about approximate worst case 0.001 sec compared to existing testing with speed of 0.8 sec for single package. Thus the system is completely flexible for use in most small & medium-scale testing application.
机译:随着技术的发展,复杂性和密度正在增加。需要保持设计的IC的质量和可靠性。这些ATE机器的高昂测试成本,导致对VLSI电路的验证更加复杂。小型行业和学者使用的测试仪一次测试单个IC。在本文中,作者提出了一种基于FPGA的IC测试仪,该测试仪是本地的,高速的,可重新配置的,易于使用的。设计的IC测试仪具有多种IC测试功能。这个基于FPGA的测试仪支持DIP和SOIC等不同的软件包。此设计适用于中小型工业以及学者。为了确定DUT是否正常工作,建议的IC测试仪向DUT发送一系列输入,从DUT接收实际输出,并将其与预期输出进行比较。相对于现有的单个封装0.8 s的测试速度,所提出的IC测试器具有以大约0.001s的最坏情况同时测试多个IC的优势。因此,该系统完全灵活,可用于大多数中小型测试应用程序。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号