首页> 外文会议>SOI-3D-Subthreshold Microelectronics Technology Unified Conference >Exploration of Fine-Grain Body Bias Control in Many-Core Processor Arrays
【24h】

Exploration of Fine-Grain Body Bias Control in Many-Core Processor Arrays

机译:多核处理器阵列中细颗粒体偏置控制的探索

获取原文

摘要

Although fine-grain many-core processor arrays have demonstrated great increases in performance, energy efficiency, and area efficiency across many workload domains, methods to integrate the control and optimization of body bias into these arrays has not been well explored. We investigate circuits to implement per-core body bias, and simulate complex workloads to estimate the net benefits in a many-core processor array when body bias is jointly optimized along with per-core supply voltage and clock frequency scaling. Compared to a system utilizing per-core clock frequency and supply voltage tuning, adding per-core body-bias voltage tuning decreases energy dissipation by a mean of 22%-30% at the same throughput for four 900+ core applications.
机译:尽管在许多工作负载域中,细粒度的多核处理器阵列在性能,能效和面积效率方面已显示出极大的提高,但尚未很好地探索将身体偏见的控制和优化集成到这些阵列中的方法。我们研究了实现每内核体偏置的电路,并模拟了复杂的工作量,以评估当通过每内核电源电压和时钟频率缩放共同优化体偏置时在多内核处理器阵列中的净收益。与使用每核时钟频率和电源电压调整的系统相比,在四个900+核应用的相同吞吐量下,增加每核主体偏置电压调整可将能耗平均降低22%/-30%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号