首页> 外文会议>International Conference on Communications and Signal Processing >Performance analysis for different data-rates of proposed all-optical half-adder and full-adder design
【24h】

Performance analysis for different data-rates of proposed all-optical half-adder and full-adder design

机译:建议的全光半加法器和全加法器设计对不同数据速率的性能分析

获取原文

摘要

All-optical logic gates are the main element to implement the all optical combinational logic circuits such as: adders, subtractors, multipliers, multiplexers, demultiplexers and comparators. All optical full-adder is the primary elementary unit for the realization of All-Optical multifunction Arithmetic Logic Unit (ALU) which performs the arithmetic as well as logic operations. This paper is mainly proposed to design the all-optical Half-Adder and Full-Adder circuit using logic gates configurations based on SOA-MZI.
机译:全光逻辑门是实现所有光组合逻辑电路的主要元件,例如:加法器,减法器,乘法器,多路复用器,多路分解器和比较器。全光全加器是实现全光多功能算术逻辑单元(ALU)的主要基本单元,该单元执行算术和逻辑运算。本文主要提出使用基于SOA-MZI的逻辑门配置设计全光半加法器和全加法器电路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号