首页> 外文会议>Symposium on VLSI Circuits >Adaptive clocking with dynamic power gating for mitigating energy efficiency performance impacts of fast voltage droop in a 22nm graphics execution core
【24h】

Adaptive clocking with dynamic power gating for mitigating energy efficiency performance impacts of fast voltage droop in a 22nm graphics execution core

机译:具有动态功率门控功能的自适应时钟可减轻22nm图形执行内核中快速电压下降对能源效率和性能的影响

获取原文

摘要

Combining adaptive clocking with dynamic power gating in an optimal manner mitigates energy efficiency and performance impacts of fast supply voltage droop in a 22nm graphics execution core more effectively than adaptive clocking alone. Measurements show that there is an optimal VMIN where the combination provides the best improvement - 14% lower energy at 890MHz vs. 4% with adaptive clocking.
机译:以最佳方式将自适应时钟与动态功率门控相结合,可以比单独使用自适应时钟更有效地减轻能源效率和22nm图形执行内核中快速电源电压下降的性能影响。测量表明,有一个最佳的VMIN,该组合可提供最佳的改善-890MHz时的能量降低了14%,而自适应时钟时的能量降低了4%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号