首页> 外文会议>IEEE International Symposium on Circuits and Systems >An FPGA implementation of 3D numerical simulations on a 2D SIMD array processor
【24h】

An FPGA implementation of 3D numerical simulations on a 2D SIMD array processor

机译:在2D SIMD阵列处理器上的3D数值模拟的FPGA实现

获取原文

摘要

Three-dimensional (3D) numerical simulation is an indispensable technique for various analyses of physical phenomena, but it generally requires numerous computation. In this paper, we propose an FPGA-based accelerator for 3D numerical simulations and focus on acceleration of the 3D finite-difference time-domain (FDTD) method. This accelerator consists of a 2D single instruction multiple data (SIMD) array processor, and it can execute 3D parallel computing with little data transfer overhead by applying virtual processing-elements cuboid (VPEC) with synchronous shift data transfer. We demonstrate that the experimental hardware implemented on an Altera Stratix V FPGA (5SGSMD5K2F40C2N) is 3.1 times faster than parallel computing on the NVIDIA Tesla C2075, and it reaches a 94.57% operating rate of the calculation units for the computation of the 3D FDTD method. The proposed accelerator is suitable for multi-chip composition.
机译:三维(3D)数值模拟是对物理现象进行各种分析的必不可少的技术,但通常需要进行大量计算。在本文中,我们提出了一种用于3D数值模拟的基于FPGA的加速器,并将重点放在3D有限差分时域(FDTD)方法的加速上。该加速器由一个2D单指令多数据(SIMD)阵列处理器组成,通过应用带有同步移位数据传输的虚拟处理元素长方体(VPEC),它可以以很少的数据传输开销执行3D并行计算。我们证明,在Altera Stratix V FPGA(5SGSMD5K2F40C2N)上实现的实验硬件比NVIDIA Tesla C2075上的并行计算快3.1倍,并且对于3D FDTD方法的计算,它达到了94.57%的计算单元工作率。提出的加速器适用于多芯片组成。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号