首页> 外文会议>IEEE International Symposium on Circuits and Systems >A 128 channel 290 GMACs/W machine learning based co-processor for intention decoding in brain machine interfaces
【24h】

A 128 channel 290 GMACs/W machine learning based co-processor for intention decoding in brain machine interfaces

机译:基于128通道290 GMAC / W机器学习的协处理器,用于脑机接口中的意图解码

获取原文

摘要

A machine learning co-processor in 0.35μm CMOS for motor intention decoding in the brain-machine interfaces is presented in this paper. Using Extreme Learning Machine algorithm, time delayed sample based feature dimension enhancement, low-power analog processing and massive parallelism, it achieves an energy efficiency of 290 GMACs/W at a classification rate of 50 Hz. A portable external unit based on the proposed co-processor is verified with neural data recorded in monkey finger movements experiment, achieving a decoding accuracy of 99.3%. With time-delayed feature dimension enhancement, the classification accuracy can be increased by 5% with limited number of input channels.
机译:本文提出了一种在0.35μmCMOS上的机器学习协处理器,用于在人机界面中进行运动意图解码。使用极限学习机算法,基于时延样本的特征维增强,低功耗模拟处理和大规模并行处理,在50 Hz的分类速率下,它可实现290 GMACs / W的能效。基于猴子手指运动实验中记录的神经数据验证了基于建议的协处理器的便携式外部单元,实现了99.3%的解码精度。随着时间延迟特征尺寸的增强,在输入通道数量有限的情况下,分类精度可以提高5%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号