Power optimization for pipelined ADC design

摘要

This paper proposes an optimization method focusing on releasing the power limitation by stage partition and the ratio of MDAC's op-amp power to comparator power (P/P). This optimization method has been verified by a 10-bit pipelined ADC under TSMC 65nm CMOS process.