首页> 外文会议>IEEE East-West Design Test Symposium >The linear logic synthesis of k-valued digital structures in the analogous circuitry basis
【24h】

The linear logic synthesis of k-valued digital structures in the analogous circuitry basis

机译:基于类似电路的k值数字结构的线性逻辑综合

获取原文

摘要

The non-classical (linear) approach to the logic synthesis of k-valued elements of computer engineering is considered. The method and fundamental principles of building of the circuitry basis, different from traditional ones, are described. The new circuit solutions of k-valued logical gates are suggested.
机译:考虑了计算机工程中k值元素的逻辑综合的非经典(线性)方法。描述了与传统电路基础不同的电路基础的构建方法和基本原理。提出了k值逻辑门的新电路解决方案。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号