首页> 外文会议>IEEE International Conference on Electronics, Computing and Communication Technologies >3D Modeling based Performance Analysis of Gate Engineered Trigate SON TFET with SiO2/HfO2stacked gate oxide
【24h】

3D Modeling based Performance Analysis of Gate Engineered Trigate SON TFET with SiO2/HfO2stacked gate oxide

机译:用SiO 2 / HFO 2 堆叠栅极氧化物栅极工程腕表SON TFET的模型性能分析

获取原文

摘要

This paper aims to develop a physics based 3Danalytical modeling of potential prof ile and electric field distribution of a newly proposed dual material trigate (DMTG) Silicon On Nothing (SON) TFET with SiO2/HfO2stacked gate oxide to reap the dual benefits of gate material and dielectric engineering techniques. Based on the derived electric field, drain current is obtained using Kane’s tunneling model. An overall comparative performance analysis of the present structure is done to establish the functional efficiency of the model over its SMTG equivalent in terms of surface potential, electric field, ON current and ambipolar conduction. The analytical results obtained are verified with 3DATLAS device simulator data to substantiate the accuracy of the derived model.
机译:本文旨在开发基于物理学的3DAnalytical模型,潜在的ILE和电场分布的新提出的双重材料Trige(DMTG)硅的电场分布,没有SIO 2 / hfo. 2 堆叠栅极氧化物以获得栅极材料的双重效果和介电工程技术。基于衍生的电场,使用Kane的隧道模型获得漏极电流。对本结构的整体比较性能分析是为了在表面电位,电场,电流和amiPOLAR传导方面通过其SMTG相同的模型的功能效率。获得的分析结果用3Datlas设备模拟器数据验证,以证实衍生模型的准确性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号