首页> 外文会议>IEEE/ACM International Conference on Computer-Aided Design >Network flow-based power optimization under timing constraints in MSV-driven floorplanning
【24h】

Network flow-based power optimization under timing constraints in MSV-driven floorplanning

机译:MSV驱动地板上的时序约束下基于网络流的功率优化

获取原文

摘要

Power consumption has become a crucial problem in modern circuit design. Multiple Supply Voltage (MSV) design is introduced to provide higher flexibility in controlling the power and performance trade-off. One important requirement of MSV design is that timing constraints of the circuit must be satisfied after voltage assignment of the cells. In this paper, we will show that the voltage assignment task on a given netlist can be formulated as a convex cost dual network flow problem and can be solved optimally in polynomial time using a cost-scaling algorithm when the delay choices of each module are continuous in the real or integer domain. We can make use of this approach to obtain a feasible voltage assignment solution in the general cases with power consumption approximating the minimum one. Furthermore, we will propose a framework to optimize power consumption and physical layout of a circuit simultaneously during the floorplanning stage, by embedding this cost-scaling solver into a simulated annealing based floorplanner. This is effective in practice due to the short running time of the solver. We compared our approach with the latest work [9] on the same problem, and the experimental results show that, using our framework, significant improvement on power saving (18% less power cost on average) can be achieved in much less running time (7X faster on average) for all the test cases, which confirms the effectiveness of our approach.
机译:功耗已成为现代电路设计中的一个关键问题。引入多种电源电压(MSV)设计,以提供更高的灵活性控制电源和性能折衷。 MSV设计的一个重要要求是电路的电路的时序约束必须在电池的电压分配后满足。在本文中,我们将表明,当每个模块的延迟选择是连续的时,可以将给定网表上的电压分配任务作为凸起成本双网络流量问题配制成凸起成本双网络流问题,并且可以在多项式中使用成本缩放算法来解决在真实或整数域中。我们可以利用这种方法在常规情况下获得可行的电压分配解决方案,该函数近似于最小。此外,我们将提出一个框架,通过将该成本缩放的求解器嵌入基于模拟的退火的地板平面图,提出了一种在地面平面阶段同时优化电路的电力消耗和物理布局。由于求解器的短期运行时间,这在实践中是有效的。我们将方法与最新的工作[9]进行了相同的问题,实验结果表明,使用我们的框架,可以在更少的运行时间内实现对省电的显着改善(平均较低的电力成本18%)( 7倍平均更快)对于所有测试用例,这确认了我们方法的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号