首页> 外文会议>IEEE International Symposium on Circuits and Systems >VLSI PROCESSOR ARCHITECTURE FOR REAL-TIME GA PROCESSING AND PE-VLSI DESIGN
【24h】

VLSI PROCESSOR ARCHITECTURE FOR REAL-TIME GA PROCESSING AND PE-VLSI DESIGN

机译:VLSI处理器架构,用于实时GA处理和PE-VLSI设计

获取原文

摘要

This paper presents the VLSI processor architecture for real-time processing of Genetic Algorithm (GA). GA, which is widely known as a general-purpose optimization method, has essential difficulties in its huge computation time and a premature convergence. As a new approach to these difficulties, it is introduced to implement Distributed GA on VLSI multiprocessors (GA processor). VLSI implementation of a processor-element (PE) indicates that a PE can be 130 times faster than conventional software processing. Moreover, parallel computer simulation demonstrates that GA processor, which connects a suitable number of PE with a newly proposed hierarchical ring topology, can provide scalability according to a given problem.
机译:本文介绍了遗传算法实时处理的VLSI处理器架构(GA)。 GA广泛被称为通用优化方法的GA在其巨大的计算时间和早产具有基本困难和早产。作为这些困难的新方法,引入了在VLSI多处理器(GA处理器)上实现分布式Ga。 VLSI实现处理器元素(PE)表示PE可以比传统软件处理快330倍。此外,并行计算机模拟演示了通过新提出的分层环形拓扑连接合适数量PE的GA处理器可以根据给定的问题提供可伸缩性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号