首页> 外文会议>IEEE International Symposium on Circuits and Systems >Automated high level synthesis of hardware building blocks present in art-based neural networks, from VHDL-AMS descriptions
【24h】

Automated high level synthesis of hardware building blocks present in art-based neural networks, from VHDL-AMS descriptions

机译:从VHDL-AMS描述中自动高水平合成存在于基于艺术的神经网络中的硬件构建块

获取原文

摘要

This contribution presents a VHDL-AMS model for a building block present in a multi-channel neural network based on the adaptive resonance theory, and its automated synthesis using VHDL-AMS to hospice netlist translator. This building block shows continuous dynamic behavior, and it is complex enough to check the functionality of our translator. Both simulations, the behavioral high-level one based on the VHDL-AMS model and the structural one based on an automatically synthesized SPICE description, have verified the matching between the SPICE netlist synthesized against its VHDL-AMS model.
机译:该贡献为基于自适应共振理论的多通道神经网络中存在的构建块提供了VHDL-AMS模型,并使用VHDL-AMS到HOSPICE网发译者的自动合成。该构建块显示了持续的动态行为,足以检查我们翻译的功能。两者都是基于VHDL-AMS模型的行为高电平1基于自动合成的SPICE描述,验证了对其VHDL-AMS模型合成的Spice网表之间的匹配。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号