首页> 外文会议>International Symposium on Electronic System Design >Performance Analysis of Offloading IPsec Processing to Hardware Based Accelerators
【24h】

Performance Analysis of Offloading IPsec Processing to Hardware Based Accelerators

机译:将IPsec处理卸载到基于硬件的加速器的性能分析

获取原文

摘要

Need for Data security over the IP network is raising day by day. One of the security options i.e. IPSec provides security protocols including cipher and authentication to secure network traffic. Algorithms being used in these protocols are highly CPU intensive. Network equipment providers integrate special cryptographic accelerators in SoCs to offload the IPSec processing from CPU. Various level of hardware support is available for IPSec protocol offload, ranging from independent cipher and authentication processing to handling IPSec protocol features in the hardware. This paper covers the comparative analysis of various hardware offload options. The analysis is supported by IPSec protocol offload based implementation and associated test results on one of the Freescale's QorIQ platforms.
机译:IP网络上对数据安全性的需求日益提高。安全选项之一,即IPSec提供包括加密和身份验证在内的安全协议,以保护网络流量。这些协议中使用的算法占用大量CPU。网络设备提供商在SoC中集成了特殊的加密加速器,以从CPU卸载IPSec处理。 IPSec协议卸载可使用各种级别的硬件支持,范围从独立的密码和身份验证处理到在硬件中处理IPSec协议功能。本文涵盖了各种硬件卸载选项的比较分析。飞思卡尔QorIQ平台之一上的基于IPSec协议卸载的实现和相关测试结果支持该分析。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号