首页> 外文会议>International Symposium on Electronic System Design >Improved Design of High-Radix Signed-Digit Adders
【24h】

Improved Design of High-Radix Signed-Digit Adders

机译:高基数有符号数字加法器的改进设计

获取原文

摘要

High speed adders are very important in computer arithmetic such that a small improvement in the performance of adders has a great impact on other operations. A way to speed up the adders is to eliminate carry propagation by using carry-free adders. In this paper we improve the fastest previous carry-free adder by changing the transfer digit-set to [-2,1]. It is shown that this small change leads to a simpler signed-digit adder which consumes lower area/power than the fastest previous work while not increasing the latency.
机译:高速加法器在计算机算术中非常重要,因此加法器性能的小幅提高会对其他操作产生重大影响。一种加速加法器的方法是通过使用无进位加法器消除进位传播。在本文中,我们通过将传输位数设置为[-2,1]来改进最快的以前的无进位加法器。结果表明,这种微小的变化导致符号数字加法器更简单,与以前最快的工作相比,它消耗的面积/功率更低,同时又不增加延迟。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号