首页> 外文会议>2011 IEEE International Conference on High Performance Computing and Communications >Blocked All-Pairs Shortest Paths Algorithm for Hybrid CPU-GPU System
【24h】

Blocked All-Pairs Shortest Paths Algorithm for Hybrid CPU-GPU System

机译:混合CPU-GPU系统的阻塞全对最短路径算法

获取原文

摘要

This paper presents a blocked algorithm for the all-pairs shortest paths (APSP) problem for a hybrid CPU-GPU system. In the blocked APSP algorithm, the amount of data communication between CPU (host) memory and GPU memory is minimized. When a problem size (the number of vertices in a graph) is large enough compared with a blocking factor, the blocked algorithm virtually requires CPU$rightleftharpoons$GPU exchanging of two block matrices for a block computation on the GPU. We also estimate a required memory/communication bandwidth to utilize the GPU efficiently. On a system containing an Intel West mere CPU (Core i7 970) and an AMD Cypress GPU (Radeon HD 5870), our implementation of the blocked APSP algorithm achieves the performance up to 1 TFlop/s in single precision.
机译:本文提出了一种针对混合CPU-GPU系统的全对最短路径(APSP)问题的阻塞算法。在阻塞的APSP算法中,CPU(主机)内存和GPU内存之间的数据通信量被最小化。当问题大小(图形中的顶点数量)与阻塞因子相比足够大时,阻塞算法实际上需要CPU $ rightleftharpoons $ GPU交换两个块矩阵,以便在GPU上进行块计算。我们还估计了有效使用GPU所需的内存/通信带宽。在包含英特尔西部纯CPU(Core i7 970)和AMD赛普拉斯GPU(Radeon HD 5870)的系统上,我们对阻塞式APSP算法的实现以单精度实现了高达1 TFlop / s的性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号