首页> 外文会议>2011 International Conference on Mechatronic Science, Electric Engineering and Computer >Calibration of gain and time mismatches for time-interleaved ADCs based on digital filter bank
【24h】

Calibration of gain and time mismatches for time-interleaved ADCs based on digital filter bank

机译:基于数字滤波器组的时间交错ADC的增益和时间失配的校准

获取原文

摘要

As we known, time-interleaved analog-to-digital converters (TIADC) is effective on increasing the system sampling rate. But the gain, offset and time mismatches among the sub-ADCs introduce undesirable noise into the system and degrade the overall performance seriously. This paper describes a post calibration method with digital filter banks to remove the gain and time mismatch errors. These digital filters, whose coefficients are according to weighted least square (WLS) criteria, are carried out with poly-phase structure. Simulation results show that this method can significantly improve the spurious free dynamic range (SFDR) and signal to noise ratio (SNR) of TIADC system.
机译:众所周知,时间交错的模数转换器(TIADC)可有效提高系统采样率。但是,子ADC之间的增益,失调和时间失配会在系统中引入不良噪声,并严重降低整体性能。本文介绍了一种采用数字滤波器组的后校准方法,以消除增益和时间失配误差。这些数字滤波器的系数根据加权最小二乘(WLS)准则进行,并采用多相结构实现。仿真结果表明,该方法可以显着提高TIADC系统的无杂散动态范围(SFDR)和信噪比(SNR)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号