首页> 外文会议>Conference on photomask technology >In-Die registration metrology - design data preparation solution
【24h】

In-Die registration metrology - design data preparation solution

机译:模内配准计量-设计数据准备解决方案

获取原文
获取外文期刊封面目录资料

摘要

Double Patterning Lithography (DPL) for next generation wafer exposure is placing greater demands on the requirements for pattern placement accuracy on photomasks. Recent studies have shown that pattern placement accuracy can be one of the largest components of systematic wafer overlay error. Since LELE or LFLE DPL technologies tighten intra-field-wafer overlay requirements by as much as a factor of 2 (to 2 - 3nm for critical layers), minimizing all sources of systematic overlay error has become critical. In addition to its impact on overlay performance, any significant pattern displacement between the two exposures in a double patterning scheme will have a significant impact on CD uniformity, another major area of concern for next-generation devices.In the past, mask registration has been referenced to design data using relatively large, specially designed targets. However, as shown in many previous papers [2], the true registration error of a next-generation reticle cannot be sufficiently described by using today's sampling plans. In order to address this issue, it is mandatory to have In-Die registration capability for next generation reticle registration. On this path to In-Die pattern placement metrology many challenges have to be solved. One is the data preparation necessary to get the targets placed and marked within the design, preparing for the later metrology step.This paper demonstrates an automated way of performing In-Die registration metrology. This new approach allows more flexible and higher density metrology so that pattern placement error is sufficiently well characterized.
机译:用于下一代晶圆曝光的双图案光刻(DPL)对光掩模上的图案放置精度提出了更高的要求。最近的研究表明,图案放置的准确性可能是系统晶圆覆盖误差的最大组成部分之一。由于LELE或LFLE DPL技术将场内晶圆重叠要求提高了2倍(对于关键层为2-3nm),因此最小化系统重叠误差的所有来源已变得至关重要。除了对覆盖性能的影响外,在两次图案化方案中两次曝光之间任何明显的图案位移都会对CD的均匀性产生重大影响,而CD的均匀性是下一代器件所关注的另一个主要领域。 过去,掩膜配准已被参考使用相对较大的,专门设计的目标的设计数据。但是,如许多先前的论文[2]所示,使用今天的采样计划无法充分描述下一代标线的真实配准误差。为了解决这个问题,必须具有用于下一代标线片配准的模内配准功能。在通往模内图案放置计量学的道路上,必须解决许多挑战。一种是为在设计中放置和标记目标所必需的数据准备,为以后的计量步骤做准备。 本文演示了一种执行模内配准计量的自动方法。这种新方法允许更灵活和更高密度的度量,从而可以很好地表征图案放置错误。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号