首页> 外文会议>WRI World Congress on Computer Science and Information Engineering >Design of USB2.0 Device controller IP Soft-core based on Soc Technology and WISHBONE Bus
【24h】

Design of USB2.0 Device controller IP Soft-core based on Soc Technology and WISHBONE Bus

机译:基于SoC技术和汉币总线的USB2.0器件控制器IP软核设计

获取原文

摘要

With a widespread development of SoC technology and universal application of USB protocol, embedded USB device controller IP core has become more and more important in chip design. Based on the WISHBONE on-chip bus by OpenCores organization maintaining, the paper designs USB2.0 device controller IP soft-core which accords with USB2.0 protocol. Through the simulation verification and the logic synthesis, the IP soft-core accords with USB2.0's data norms, data flow and related event detection, can be flexibly applied to various embedded environment.
机译:随着SoC技术的广泛发展和USB协议的通用应用,嵌入式USB设备控制器IP核心在芯片设计中已经变得越来越重要。基于Opencores组织维护的叉骨上芯片总线,纸张设计USB2.0设备控制器IP软核,符合USB2.0协议。通过模拟验证和逻辑合成,IP软核与USB2.0的数据规范,数据流和相关事件检测可以灵活地应用于各种嵌入式环境。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号