首页> 外文会议>TENCON 2005 - 2005 IEEE Region 10 Conference >Mapping of an N-Way Set Associative Cache to an N-Square Grid for the LRU Algorithm

【24h】

Mapping of an N-Way Set Associative Cache to an N-Square Grid for the LRU Algorithm

机译：用于LRU算法的N路集合关联缓存到N方网格的映射

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

The CPU memory delay gap is considered among the main issues in effecting the overall system performance. The cache system is introduce in the system to reduce the overall system delay time. The cache replacement policy is one of the most important factor

机译：在影响整体系统性能的主要问题中，考虑了CPU内存延迟间隔。系统中引入了缓存系统以减少总体系统延迟时间。缓存替换策略是最重要的因素之一

著录项

来源
《TENCON 2005 - 2005 IEEE Region 10 Conference 》|2005年|P.1-4|共4页
会议地点
作者
Jaragh; M.H.;
展开▼
作者单位

展开▼
会议组织
原文格式 PDF
正文语种
中图分类工业技术 ;
关键词
cache storage; content-addressable storage; CPU memory delay gap; N-square grid; N-way set associative cache; cache performance; cache replacement policy; cache system; central processing unit; least recently used algorithm; memory elements grid; overall system del;

机译：高速缓存存储;内容可寻址的存储; CPU内存延迟间隙; N方格; N路集关联高速缓存;高速缓存性能;高速缓存替换策略;高速缓存系统;中央处理器;最近使用的算法;内存元素网格;整体系统德尔;

相似文献

外文文献
中文文献
专利

1. TTL approximations of the cache replacement algorithms LRU(m) and h-LRU [J] . Gast Nicolas, Van Houdt Benny Performance Evaluation . 2017 ,第deca期

机译：缓存替换算法LRU（m）和h-LRU的TTL近似值
2. An LRU-based Replacement Algorithm Augmented with Frequency of Access in Shared Chip-Multiprocessor Caches [J] . Haakon Dybdahl, Per Stenstroem, Lasse Natvig Computer architecture news . 2007 ,第4期

机译：共享芯片多处理器高速缓存中基于访问频率增强的基于LRU的替换算法
3. Improving Cache Partitioning Algorithms for Pseudo-LRU Policies [J] . Xi ZHANG, Chuanyi LIU, Zhenyu LIU, IEICE transactions on information and systems . 2013 ,第12期

机译：改进用于伪LRU策略的缓存分区算法
4. Mapping of an N-Way Set Associative Cache to an N-Square Grid for the LRU Algorithm [C] . Jaragh, M.H. TENCON 2005 - 2005 IEEE Region 10 Conference . 2005

机译：用于LRU算法的N路集合关联缓存到N方网格的映射
5. Set-associative history-aided adaptive replacement for on-chip caches. [D] . Simons, Brad. 2016

机译：集关联历史辅助片上缓存的自适应替换。
6. A parallel algorithm for N-way interval set intersection [O] . Ryan M. Layer, Aaron R. Quinlan -1

机译：N向间隔集相交的并行算法
7. Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping [O] . Michael D. Powell ϒ, Amit Agarwal ϒ, T. N. Vijaykumar ϒ, 2008

机译：通过路径预测和选择性直接映射来减少集合关联的缓存能量

Mapping of an N-Way Set Associative Cache to an N-Square Grid for the LRU Algorithm

摘要

著录项

相似文献

相关主题

期刊订阅