首页> 外文会议>Workshop on Memory performance >Locality analysis to control dynamically way-adaptable caches
【24h】

Locality analysis to control dynamically way-adaptable caches

机译:位置分析以动态地适应方式缓存

获取原文

摘要

This paper presents a control mechanism for dynamically way-adaptable caches. The mechanism uses the local and global information about the locality of reference during execution. As the local information, the cache access pattern is evaluated based on the statistics of the LRU (Least-Recently Used) states of cache entries referenced. If the memory accesses are concentrated on and near the most recently used entries, the mechanism knows that the locality of reference is very high and there is room to decrease the number of ways activated to fit the current locality. On the other hand, if the accesses are widely distributed from the most recently used entries to the least recently used ones, the mechanism understands that more ways are needed to improve the performance as long as the resources are available. In addition, to examine the global behavior of the locality of reference, an n-bit state machine like n-bit branch predictors is introduced into the mechanism. The state machine traces a sequence of cache resizing requests and evaluates its stability across the execution time. Therefore, the state machine helps the mechanism avoid unstable actions for enabling/disabling cache ways when the locality shows the highly irregular behavior. The experimental results indicate that an n-bit asymmetric state machine using the LRU status information works well to appropriately control cache ways even in the case of the benchmarks with highly-irregular access behaviors in cache references.
机译:本文提出了一种动态适应路径的缓存的控制机制。该机制在执行期间使用有关引用位置的本地和全局信息。作为本地信息,基于引用的缓存条目的LRU(最近最少使用)状态的统计信息来评估缓存访问模式。如果存储器访问集中在最近使用的条目上或附近,则该机制知道引用的位置很高,并且存在减少激活的方式以适应当前位置的空间。另一方面,如果访问从最近使用的条目广泛分布到最近使用的条目,则该机制可以理解,只要资源可用,就需要采取更多方法来提高性能。另外,为了检查参考位置的全局行为,将诸如n位分支预测变量之类的n位状态机引入到该机制中。状态机跟踪一系列高速缓存大小调整请求,并评估其在整个执行时间内的稳定性。因此,状态机帮助该机制避免在局部性表现出高度不规则行为时启用/禁用高速缓存方式的不稳定动作。实验结果表明,即使在基准具有高速缓存引用的不规则访问行为的情况下,使用LRU状态信息的n位非对称状态机也可以很好地控制高速缓存方式。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号