digital phase locked loops; frequency synthesizers; field programmable gate arrays; application specific integrated circuits; hardware description languages; oscillators; jitter; synchronisation; frequency dividers; phase detectors; ADPLL frequency synthesizer; all digital PLL; phase locked loop; ASIC; application specific integrated circuits; ADPLL based clock generator; digital controlled oscillator; DCO; clock signal; jitter; VHDL code; hardware description languages; semiconductor processes; design adaptation cost; V400BG432 VIRTEX FPGA; field programmable gate arrays; standard cell libraries; clock frequency; lock in time; reference clock cycles; 40 MHz; 52 MHz;
机译:ADPLL组件及其对功率,频率和分辨率的影响的调查
机译:具有高分辨率的宽带频率合成器
机译:用于快速跳频,高分辨率频率合成器的丢番亭频率合成
机译:用于FPGA和ASIC应用的高分辨率ADPLL频率合成器
机译:具有整数分频器的高频应用的低功耗CMOS锁相回路频率合成器
机译:北斗三频接收机相关伪距偏差的校准及其在BDS精确定位和歧义解析中的应用
机译:基于相位域aDpLL的频率合成器的时间行为模型
机译:具有内部高分辨率数字合成器的原子频率标准的可能应用