【24h】

A toolset for assisted formal verification

机译:辅助形式验证的工具集

获取原文

摘要

There has been a growing interest in applying formal methods for functional and performance verification of complex and safety critical designs. Model checking is one of the most common formal verification methodologies utilized in verifying sequential logic due to its automated decision procedures and its ability to provide "counter examples" for debugging. However, model checking hasn't found broad acceptance as a verification methodology due to its complexity. This arises because of the need to specify correctness properties in a temporal logic language and develop an environment around a partitioned model under test in a non deterministic HDL-type language. Generally, engineers are not trained in mathematical logic languages and becoming proficient in such a language requires a steep learning curve. Furthermore, defining a behavioral environment at the complex and undocumented microarchitectural interface level is a time consuming and error prone activity. As such, there is a strong motivation to bring the model checking technology to a level such that the designers may utilize this technology as a part of their design process without being burdened with the details that are generally only within the grasps of computer theoreticians. The paper outlines two tools which greatly assist in this goal: the first, Polly, automates the difficult and error prone task of developing the behavioral environment around the partitioned model under test; the second Oracle, obviates the need for learning temporal logic to enter specification.
机译:将形式化方法用于复杂和安全关键设计的功能和性能验证的兴趣日益浓厚。模型检查由于其自动决策程序和提供“计数器示例”进行调试的能力,因此是在验证顺序逻辑时使用的最常见的形式验证方法之一。但是,由于模型检查的复杂性,因此尚未被广泛接受为验证方法。之所以会出现这种情况,是因为需要使用非确定性HDL类型的语言在时间逻辑语言中指定正确性属性并围绕被测试的分区模型开发环境。通常,工程师没有接受过数学逻辑语言的培训,并且精通这种语言需要陡峭的学习曲线。此外,在复杂且未记录的微体系结构界面级别定义行为环境是一项耗时且容易出错的活动。这样,就有很强的动力将模型检查技术带入一个水平,以使设计人员可以将该技术用作其设计过程的一部分,而不必承担通常仅在计算机理论家所掌握的细节方面的负担。本文概述了两个可以极大地帮助实现这一目标的工具:第一个工具Polly自动化了围绕被测分区模型开发行为环境的困难且容易出错的任务;第二个Oracle,则消除了学习时态逻辑以输入规范的需要。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号