首页> 外文会议>Performance, Computing and Communications Conference, 1999 IEEE International >Validation of Turandot, a fast processor model for microarchitecture exploration
【24h】

Validation of Turandot, a fast processor model for microarchitecture exploration

机译:验证Turandot,一种用于微体系结构探索的快速处理器模型

获取原文

摘要

We describe the results in validating the performance projections from a parameterized trace-driven simulation model of a speculative out-of-order superscalar processor which has been developed with the objective of acting as a microarchitecture exploration tool. Because of its objective, the model-called Turandot-has been designed to deliver much higher simulation speed than what is achieved from detailed (RTL) processor models. We summarize the validation methodology used, and present experimental data gathered in the calibration of one processor organization modeled with Turandot against a detailed reference model. The results indicate that, on the average for SPECint95 sampled traces, Turandot is within 5% of the results reported by the reference model while exhibiting a speed-up factor of about 70.
机译:我们描述了在验证性能预测中的结果,该参数是由投机性无序超标量处理器的参数化跟踪驱动模拟模型开发的,该模型的开发目的是充当微体系结构探索工具。由于其目标,被称为Turandot的模型旨在提供比详细(RTL)处理器模型更高的仿真速度。我们总结了所使用的验证方法,并提出了在针对Turandot建模的一个处理器组织进行校准的过程中,针对详细的参考模型收集的实验数据。结果表明,对于SPECint95采样迹线,平均而言,Turandot在参考模型报告的结果的5%以内,而加速因子约为70。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号