Measurement, modeling, and simulation of flip-chip CMOS ASIC simultaneous switching noise on a multi-layer ceramic BGA

摘要

This paper presents the simultaneous switching noise measurements, modeling, and simulation of a flip-chip CMOS ASIC test chip on a multi-layer Ceramic Ball Grid Array (CBGA) package. The modeling technique is validated by strong correlation between measurement and simulation results.