Using square array structures in parallel ATPG

摘要

This paper proposes a novel parallel processing architecture for test pattern generation. Experimental results show that this architecture has the potential ability to produce super-linear speedup for ATPG, for some difficult cases.