首页> 外文会议>Electromagnetic Compatibility, 1990. Symposium Record., 1990 IEEE International Symposium on >Test concept and experimental validation of the use of built-in-test to simplify conducted susceptibility testing of advanced technology integrated circuits and printed circuit boards
【24h】

Test concept and experimental validation of the use of built-in-test to simplify conducted susceptibility testing of advanced technology integrated circuits and printed circuit boards

机译:使用内置测试的测试概念和实验验证,以简化对先进技术集成电路和印刷电路板的敏感性测试

获取原文

摘要

A description is given of the test concept and experimental validation of measurement techniques which exploit built-in-test (BIT) to simplify RF susceptibility measurements of complex digital integrated circuits (ICs) and printed circuit (PC) boards. The use of the BIT capability of VLSI devices and PC boards: (1) simplifies the hardware and software interfaces to the device-under-test; and (2) reduces the external test equipment requirements. A specific example is given as to how these techniques and procedures were applied to a self-testing Am2903 4-bit microprocessor slice test circuit. Test data are presented which demonstrate the feasibility of using BIT techniques to obtain susceptibility thresholds with a significant reduction in test complexity and external test equipment requirements. The limitations associated with using BIT techniques for susceptibility characterizations of ICs and PC boards are also addressed.
机译:给出了测量技术的测试概念和实验验证的描述,这些测量技术利用内置测试(BIT)来简化复杂数字集成电路(IC)和印刷电路(PC)板的RF磁化率测量。使用VLSI设备和PC板的BIT功能:(1)简化了与被测设备的硬件和软件接口; (2)降低了外部测试设备的要求。给出了一个具体示例,说明如何将这些技术和过程应用于自检Am2903 4位微处理器切片测试电路。给出了测试数据,这些数据证明了使用BIT技术获得敏感性阈值的可行性,同时显着降低了测试复杂性和外部测试设备要求。还解决了与使用BIT技术进行IC和PC板敏感性表征有关的限制。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号