首页> 外文会议>IEEE International Conference on Integrated Circuits and Microsystems >Design of a Power Randomization Circuit for Block Ciphers
【24h】

Design of a Power Randomization Circuit for Block Ciphers

机译:分组密码功率随机化电路的设计

获取原文

摘要

To improve the anti-Power Analysis Attack ability of Block Ciphers, we summarized the research status of anti-attack technology. Starting with Mask Technology, the concept of Random Interleaving is put forward and its key property is proved. Based on the basic method of inserting random number, a Power Randomization circuit structure is designed and applied to the AES-128 algorithm circuit as an example. Finally the design of this paper is verified from three aspects. The results show that the algorithm circuit with this structure can correctly complete the encryption function, the ability to resist Power Analysis Attack has been significantly improved, and the circuit performance is good.
机译:为了提高密码学的抗功率分析攻击能力,总结了反攻击技术的研究现状。从掩模技术开始,提出了随机交织的概念,并证明了其关键特性。基于插入随机数的基本方法,设计了功率随机化电路结构,并将其应用于AES-128算法电路。最后从三个方面对本文的设计进行了验证。结果表明,采用该结构的算法电路可以正确完成加密功能,抗功耗分析攻击能力得到明显提高,电路性能良好。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号