首页> 外文会议>IEEE International Workshop on Metrology for Aerospace >System-level architecture for mixed criticality applications on MPSoC: A space application
【24h】

System-level architecture for mixed criticality applications on MPSoC: A space application

机译:MPSoC上的混合关键性应用程序的系统级体系结构:空间应用程序

获取原文

摘要

This paper discusses SEE effects in an architecture based on commercial-off-the-shelf multicore processors for consolidating mixed criticalities applications in single board computers for space applications. This paper builds on previously proposed system-level architectures for mixed-criticality applications, describing them both for convenience together with the previous validation results. The paper proposes a case study on a real space application. Based on reliability and availability requirements of a European Space Agency mission, the paper shows how the proposed solutions can meet availability requirements in two different radiation environments.
机译:本文讨论了基于现成商用多核处理器的体系结构中的SEE效果,该体系结构用于在空间应用的单板计算机中整合混合关键性应用。本文建立在针对混合关键性应用程序的先前提出的系统级体系结构的基础上,为了方便起见以及先前的验证结果对它们进行了描述。本文提出了一个关于实际空间应用的案例研究。基于欧洲航天局任务的可靠性和可用性要求,本文显示了所提出的解决方案如何在两种不同的辐射环境中满足可用性要求。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号