Modeling and statistical assessment of packaging stress impact on CMOS bangap reference circuit

摘要

Mechanical stress sensitivity caused by IC packaging has been analyzed for CMOS test chips of a particular bandgap reference circuit. It has been applied a statistical method for analysis of distributions of measurements obtained from already produced devices. The conclusions have been grounded on theoretical model solved numerically for finding stress dependencies.