首页> 外文会议>IEEE International Symposium on On-Line Testing and Robust System Design >A Method for Measuring Process Variations in the FPGA Chip Considering the Effect of Wire Delay
【24h】

A Method for Measuring Process Variations in the FPGA Chip Considering the Effect of Wire Delay

机译:考虑线延迟效应测量FPGA芯片过程变化的方法

获取原文

摘要

FPGAs are integrated circuits that can be implemented arbitrary logic functions. In FPGAs, it is important to measure process variations with high accuracy because process variations have become noticeable. A ring oscillator is widely used as a process monitor circuit. In FPGA design, a design tool automatically determines logic blocks in the chip on which a circuit is implemented and wires between the logic blocks. Designers can manually redesign/modify logic block parts, but not wire parts. Therefore, in order to measure process variations with high accuracy, it is necessary to clarify the effect of wire delay on an oscillation frequency. In this paper, ring oscillators with different wires between logic blocks are implemented on the FPGA chip and a method for measuring process variations with less effect of wire delay is considered.
机译:FPGA是集成电路,可以实现任意逻辑功能。 在FPGA中,重要的是要高精度测量过程变化,因为过程变化变得明显。 环形振荡器广泛用作过程监视器电路。 在FPGA设计中,设计工具自动确定芯片中的逻辑块,在该芯片上实现了电路和逻辑块之间的电线。 设计人员可以手动重新设计/修改逻辑块部件,但不是线零件。 因此,为了测量高精度的过程变化,有必要阐明线延迟对振荡频率的影响。 在本文中,在FPGA芯片上实现了逻辑块之间的不同导线的环形振荡器,并且考虑了用于测量导线延迟效果较小的过程变化的方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号