首页> 外文会议>IEEE International Conference on Semiconductor Electronics >A New High Resolution Frequency and Phase Synthesis Method based on `Flying-Adder'' Architecture
【24h】

A New High Resolution Frequency and Phase Synthesis Method based on `Flying-Adder'' Architecture

机译:基于“飞行加法器”架构的新型高分辨率频率和相合成方法

获取原文

摘要

High speed electronic systems demand frequency synthesizer of high resolution, wide bandwidth and fast switching speed. The "Flying-Adder" architecture is a frequency and phase synthesis technique that is based on a VCO of multiple delay stages. This Flying-Adder is implemented in Quartus software which its result shows that the highest frequency is about 83 MHz, when VCO oscillates at 5.2 MHz. In some cases, this architecture has a barrier of inherent jitter on the output frequency. In this brief, a new method is proposed for eliminating such jitter problem. This method is caused to achieve exact phase and frequency. This design is implemented in Quartus software with EP1K30QC208-1 device from ACEX 1K series. When VCO is running at 0.651-10 MHz high resolution output frequency is achieved.
机译:高速电子系统需求频率合成仪高分辨率,带宽宽,开关速度快。 “飞行加法器”架构是一种频率和相位合成技术,其基于多个延迟级的VCO。该飞行加法器在Quartus软件中实现,其结果表明最高频率约为83 MHz,当VCO振荡为5.2 MHz时。在某些情况下,该架构在输出频率上具有固有抖动的屏障。在此简介中,提出了一种用于消除这种抖动问题的新方法。使该方法实现精确相位和频率。该设计是在Quartus软件中实现的,来自ACEX 1K系列的EP1K30QC208-1设备。当VCO以0.651-10 MHz运行时,实现高分辨率输出频率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号