首页> 外文会议>International conference onmathematical aspects of computer and information sciences >Implementing Cryptographic Pairings on Accumulator Based Smart Card Architectures
【24h】

Implementing Cryptographic Pairings on Accumulator Based Smart Card Architectures

机译:在基于累加器的智能卡体系结构上实现加密配对

获取原文

摘要

In this paper, we show how bilinear pairings can be implemented on modern smart card architectures. We do this by providing a memory-efficient implementation of the eta pairing on accumulator based cryptographic coprocessors. We provide timing results for different key-sizes on a state of the art smart card, the Infineon SLE 78. On one hand, our results show that pairings can efficiently be computed on smart cards. On the other hand, our results identify bottlenecks that have to be considered for future smart card designs.
机译:在本文中,我们展示了如何在现代智能卡架构上实现双线性配对。我们通过在基于累加器的密码协处理器上提供eta对的内存有效实现来实现此目的。我们在最先进的智能卡Infineon SLE 78上提供了不同密钥大小的计时结果。一方面,我们的结果表明可以在智能卡上有效地计算配对。另一方面,我们的结果确定了未来智能卡设计必须考虑的瓶颈。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号