首页> 外文会议>International Conference on Computer, Communications, and Control Technology >A scalable method to measure similarity between two EDA-generated timing graphs
【24h】

A scalable method to measure similarity between two EDA-generated timing graphs

机译:一种可扩展的方法来测量两个EDA生成的时序图之间的相似性

获取原文

摘要

This is a case study of the use of graph similarity to correlate the timing models obtained from two electronic design automation (EDA) static timing analysis tools (Altera's Quartus II software versus Synopsys PrimeTime). Timing models are data modelled from the post-layout netlist and parasitics extraction. The field programmable gate array's (FPGA) timing model is used by customers to optimize their designs. As mask designs are constantly revisioned, new timing models are generated and thus the Quartus II software must constantly be updated with the new models. A verification needs to be carried out at every new iteration of timing models to ensure the regression testing of timing models is stable and reliable. This case study discusses one such verification methodology. A timing graph consists of nodes and edges. Edges have weights attached to them that can denote some characteristic, such as timing arc delays in this case. Out of the many graph similarity algorithms in the field, the most cited are edit distance similarity, neighbourhood matching, spectral matching and belief propagation. Neighbourhood matching, which was used in this study, is a point-to-point matching of a node's similarity score based on its neighbourhood's similarity score. The timing graph from the Quartus II software was generated with an in-house Tcl scripting language applications programming interface. The timing graph from PrimeTime was generated from its timing reports. An algorithm was postulated to calculate graph similarity based on edge weights of the graphs. The algorithm compared both graphs and produced a matrix of graph similarity scores for all paired nodes. The algorithm was tested on five data paths taken from the two EDA tools under evaluation. Our results showed good correlation between intuitive similarity measure and our algorithmic calculation.
机译:这是一个使用图相似性来关联从两个电子设计自动化(EDA)静态时序分析工具(Altera的Quartus II软件与Synopsys PrimeTime)获得的时序模型的案例研究。时序模型是根据布局后网表和寄生数据提取建模的数据。客户使用现场可编程门阵列(FPGA)时序模型来优化他们的设计。随着掩模设计的不断修订,将产生新的时序模型,因此必须不断用新模型更新Quartus II软件。在时序模型的每个新迭代中都需要进行验证,以确保时序模型的回归测试稳定且可靠。本案例研究讨论了一种这样的验证方法。时序图由节点和边组成。边具有附加的权重,这些权重可以表示某些特征,例如在这种情况下为定时弧延迟。在该领域的许多图形相似性算法中,引用最多的是编辑距离相似性,邻域匹配,频谱匹配和置信度传播。在本研究中使用的邻域匹配是基于节点的邻域相似度分数对节点的相似度分数进行点对点匹配。 Quartus II软件的时序图是使用内部Tcl脚本语言应用程序编程接口生成的。 PrimeTime的时序图是从其时序报告中生成的。假定基于图的边缘权重来计算图相似度的算法。该算法比较了两个图,并为所有成对的节点生成了图相似度得分矩阵。在评估中从两个EDA工具获取的五个数据路径上对该算法进行了测试。我们的结果表明直观相似性度量与我们的算法计算之间具有良好的相关性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号