首页> 外文会议>International symposium on mathematical foundations of computer science >On the Limits of Depth Reduction at Depth 3 Over Small Finite Fields
【24h】

On the Limits of Depth Reduction at Depth 3 Over Small Finite Fields

机译:关于小有限域上深度3的深度减小的极限

获取原文

摘要

In a surprising recent result, Gupta et al. [GKKS13b] have proved that over Q any n~O-variate and n-degree polynomial in VP can also be computed by a depth three ΣΠΣ circuit of size 2~(O(n~(1/2) log~(3/2) n))~1. Over fixed-size finite fields, Grigoriev and Karpinski proved that any EΠE circuit that computes the determinant (or the permanent) polynomial of a n × n matrix must be of size 2~(Ω(n)). In this paper, for am explicit polynomial in VP (over fixed-size finite fields), we prove that any ΣΠΣ circuit computing it must be of size 2~(Ω(n log n)). The explicit polynomial that we consider is the iterated matrix multiplication polynomial of n generic matrices of size n×n. The importance of this result is that over fixed-size fields there is no depth reduction technique that can be used to compute all the n~O-variate and n-degree polynomials in VP by depth 3 circuits of size 2°~(n log n). The result of [GK98] can only rule out such a possibility for ΣΠΣ circuits of size 2°~(n). We also give an example of an explicit polynomial (NW_(n,∈)(X)) in VNP (which is not known to be in VP), for which any ΣΠΣ circuit computing it (over fixed-size fields) must be of size 2~(Ω(n log n)). The polynomial we consider is constructed from the combinatorial design of Nisan and Wigderson [NW94], and is closely related to the polynomials considered in many recent papers where strong depth 4 circuit size lower bounds were shown [KSS13,KLSS14,KS13b,KS14].
机译:在最近令人惊讶的结果中,Gupta等人。 [GKKS13b]证明,在Q上,也可以通过大小为2〜(O(n〜(1/2)log〜(3 / 2)n))〜1。在固定大小的有限域上,Grigoriev和Karpinski证明,任何计算n×n矩阵的行列式(或永久)多项式的EΠE电路都必须具有2〜(Ω(n))的大小。在本文中,对于VP(在固定大小的有限域上)的一个显式多项式,我们证明了计算它的任何ΣΠΣ电路都必须具有2〜(Ω(n log n))的大小。我们考虑的显式多项式是大小为n×n的n个通用矩阵的迭代矩阵乘法多项式。此结果的重要性在于,在固定大小的字段上,没有深度减少技术可用于通过大小为2°〜(n log的3个深度的电路来计算VP中的所有n〜O变量和n次多项式n)。 [GK98]的结果只能排除大小为2°〜(n)的ΣΠΣ电路的这种可能性。我们还给出了VNP中的一个显式多项式(NW_(n,∈)(X))的示例(在VP中未知),为此,任何计算它的ΣΠΣ电路(在固定大小的字段上)都必须是大小2〜(Ω(n log n))。我们考虑的多项式是由Nisan和Wigderson的组合设计构建的[NW94],并且与许多最近的论文中考虑的多项式紧密相关,这些论文显示了深度为4的电路深度下界[KSS13,KLSS14,KS13b,KS14]。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号