Digital lock-detection for systematic phase noise elimination in a phase interpolator CDR

摘要

A novel solution to eliminating the systematic phase noise in a phase interpolator (PI) clock-to-data recovery (CDR) system was designed and simulated in Simulink. The proposed solution addresses the systematic jitter caused by the bang-bang phase detector using scalable digital logic.