首页> 外文会议>ACM/EDAC/IEEE Design Automation Conference >Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories
【24h】

Pinatubo: A Processing-in-Memory Architecture for Bulk Bitwise Operations in Emerging Non-volatile Memories

机译:Pinatubo:用于批量非易失性存储器中的批量位操作的内存加工架构

获取原文

摘要

Processing-in-memory (PIM) provides high bandwidth, massive parallelism, and high energy efficiency by implementing computations in main memory, therefore eliminating the overhead of data movement between CPU and memory. While most of the recent work focused on PIM in DRAM memory with 3D die-stacking technology, we propose to leverage the unique features of emerging non-volatile memory (NVM), such as resistance-based storage and current sensing, to enable efficient PIM design in NVM. We propose Pinatubo, a Processing In Non-volatile memory ArchiTecture for bUlk Bitwise Operations. Instead of integrating complex logic inside the cost-sensitive memory, Pinatubo redesigns the read circuitry so that it can compute the bitwise logic of two or more memory rows very efficiently, and support one-step multi-row operations. The experimental results on data intensive graph processing and database applications show that Pinatubo achieves a ~500× speedup, ~28000× energy saving on bitwise operations, and 1.12× overall speedup, 1.11× overall energy saving over the conventional processor.
机译:加工内存(PIM)通过在主存储器中实现计算提供高带宽,大规模的并行性和高能量效率,因此消除了CPU和存储器之间的数据移动的开销。虽然最近的大多数工作都集中在DRAM内存中的PIM与3D模具堆叠技术,但我们建议利用新兴的非易失性存储器(NVM)的独特功能,例如基于电阻的存储和电流感测,以实现高效PIM NVM设计。我们提出Pinatubo,用于批量位操作的非易失性内存架构的处理。 Pinatubo而不是在成本敏感内存内集成复杂的逻辑,而是重新设计读取电路,以便非常有效地计算两个或更多内存行的按位逻辑,并支持一步多行操作。数据密集图形处理和数据库应用的实验结果表明,Pinatubo实现了A〜500×加速,〜28000×节能对位操作,1.12×总速速,1.11×通过传统处理器整体节能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号