A high performance hardware architecture for an SAD reuse based hierarchical motion estimation algorithm for H.264 video coding

摘要

In this paper, we present a high performance and low cost hardware architecture for real-time implementation of an SAD reuse based hierarchical motion estimation algorithm for H.264/MPEG4 Part 10 video coding. This hardware is designed to be used as part of a complete H.264 video coding system for portable applications. The proposed architecture is implemented in Verilog HDL. The Verilog RTL code is verified to work at 68 MHz in a Xilinx Virtex II FPGA. The FPGA implementation can process 27 VGA frames (640 /spl times/ 480) or 82 CIF frames (352 /spl times/ 288) per second.