首页> 外文会议>IEEE International Conference on ASIC >Digital calibration techniques for interstage gain nonlinearity in pipelined ADCs
【24h】

Digital calibration techniques for interstage gain nonlinearity in pipelined ADCs

机译:数字校准技术在流水线ADC中的级间增益非线性

获取原文

摘要

Main digital calibration techniques for interstage gain nonlinearity in low-power, high-speed pipelined analog to digital converter (ADC) designs published in recent years are overviewed in this paper. Two novel digital calibration techniques are proposed and compared with other main digital calibration techniques in terms of the efficiency, convergence time, complexity, limitations, and cost.
机译:本文概述了近年来低功耗,高速流水线模拟与数字转换器(ADC)设计的主要数字校准技术。提出了两种新型数字校准技术,并在效率,收敛时间,复杂性,局限和成本方面与其他主要数字校准技术进行了比较。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号